A monolithic integrated amplifipr in HFET-Technology for the 27 GHz band is presented, fitted fot the use in digital radio link front ends with dedicated in-and out-of-band specifications. The amplifier consists of two stages of 0.5 gm HFETs and some passive circuitry for matching, biasing and gain stabilizing. Coplanar waveguides and lumped elements like thinfilm resistors, MIM-capacitors and spiral inductors were used. All passiv and active components were measured separately and the derived circuit models were placed into a CADlibrary.
INTRODUCTION
Monolithic microwave integrated circuits (MMIC) (Fig.3) . Air bridged lines (Fig. 2) showed little differences to lines without bridges. These effects were corrected by a short section of a low impedance line. The line parameters match closely with predicted values from theory [4] . Thin film capacitors and resistors can be modelled almost perfectly by lumped elements due to their small geometry (lmax<A /20). An example is given in Fig. 4 .
HEMTS
Active devices were also modelled from measured S-parameters. The external elements were derived by the so-called "coldmodelling", when the FET is measured at 0 volt drain-tosource voltage. An improved method was used to determine the broad band small-signal equivalent circuit of the intrinsic device [5] . This method is based on an analytic solution of the equations for the y-parameters of the intrinsic FET. The parameters are evaluated straight forward for every measured frequency point. This procedure is very fast, because no iteration is necessary. Measured and simulated data of a HEMT device (Fig. 5 ) match very cosely up to 40 GHz (Fig. 6) . The model can be applied even slightly beyond the measured frequency range. All modelled elements were placed into a CAD-library. Based on this library the amplifier circuit had been simulated.
AMPLIFIER DESIGN
The amplifier was designed as gain block for use in radio link equipment. All biasing, matching and stabilizing circuitry was built on chip for easy interfacing with other chips. The amplifier layout is shown in Fig. 7. The design of the monolithic amplifier utilized the previously derived circuit models. The basic FET-cell is matched to 50 Ohm at operating frequency by sections of high impedance CPW-line, spiral inductors and capacitors at gate and drain acting as band pass filters. DC bias circuits ensure safe operation and protection of the FETs. (Schematic circuit diagram see Fig. 8) Each stage of the amplifier is terminated by an ohmic load connected to the drain line via a low pass filter, which gives unconditionally stable operation in the entire frequency range. The loading network forms a compromise between stability requirements and maximum gain. The realized simple filter structure slightly reduces pass-band amplification, but a more complex filter would consume more chip space and become less predictable due to unwanted coupling effects.
In the first run of the amplifier fabrication the two stages are separated from each other. They are measured individually. Then they are tied togetier with quasi coplanar-onchip bond wires to form a two s age'"amplifier. The simulated gain of both versions is shown in Fig. 9 . Fine tuning in the redesign phase leads to the final two stage monolithic amplifier.
RESULTS
The amplifiers were processed on 21"-GaAs wafers. 
